block register transfer - a contiguous block of registers to/from a contiguous block of memory

explicit cache manipulation (invalidate, validate w/o read, prefetch)

start a thread (Tera MTA)

full/empty bits on the MTA (read full blocks on empty memory until its filled)